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Abstract We fabricated a single-electron (SE) device
by using gold nanoparticles (Au NPs). Drain, source,
and gate electrodes on a SiO2/Si substrate were formed
by using electron beam lithography (EBL) and ther-
mal evaporation of Au. Subsequently, solutions of 3-
nm-diameter and 5-nm-diameter Au NPs were dropped
on the device to make current paths through Au NPs
among the electrodes. Measurements of the device ex-
hibited negative differential resistance (NDR) in the
current-voltage characteristics between the drain and
source electrodes at room temperature (298 K). The
NDR behavior was tuned by applying a gate voltage.
Keywords Single-electron device · Negative differen-
tial resistance · Gold nanoparticles
1 Introduction
Single-electron (SE) devices with advantages of nanome-
ter scale and low power consumption are prospective for
integrated circuit applications [1]. Fabrication of room
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temperature SE devices requires an island size in the
order of a few nanometers to suppress thermal effects
[2]. To form such a tiny island, many techniques such as
silicon technology [3], nano-oxidation process [4] or spe-
cific materials like carbon nanotube [5] have been used
in fabrication processes. However, it is a tough challenge
to pattern the island exactly in an ultrasmall size. One
way to solve this problem is the use of gold nanoparti-
cles (Au NPs) as islands of SE devices [6,7]. From the
viewpoint of device properties, one of the interesting
and useful characteristics of SE devices is negative dif-
ferential resistance (NDR) [8,9], since NDR phenomena
are widely applied in logic circuits [10–12], memory cells
[13], multiplexers [14], oscillators [15,16], and amplifiers
[17,18]. Nonetheless, the operation temperature of the
fabricated NDR SE device has been limited under 1 K
[9].
In this paper, we report a relatively simple fabri-
cation method of an NDR SE device working at room
temperature (298 K). We used standard electron beam
lithography (EBL) for making three electrodes and sev-
eral drops of solutions of Au NPs to form an array
of small islands. NDR characteristics were observed at
room temperature. Moreover, thanks to a three-terminal
structure, the NDR characteristics was controlled by
changing a gate voltage. The gate-tuned NDR charac-
teristics were partially reproduced by Monte-Carlo sim-
ulation of a simplified array of tunnel junctions.
2 Fabrication process
Our fabrication process consisted of two steps. Firstly,
drain, source and gate electrodes were prepared on a
Si chip covered by SiO2. The patterning was done by
using a standard EBL with a PMMA resist followed by
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thermal evaporation of 30-nm-thick Au film and lift-off.
The complexity of the fabrication process was reduced
by forming a large gap in the order of a few microme-
ters between the drain and source electrodes. Secondly,
an array of small islands were formed by dropping so-
lutions of Au NPs. We used a combination of two kinds
of solutions: 0.1µL of a toluene solution containing 0.1
wt% of 3-nm-diameter Au NPs chemisorbed via de-
canethiol [19], and 0.1µL of a citric solution containing
0.005 wt% of 5-nm-diameter Au NPs. We used 3-nm Au
NPs to make the charging energies of island electrodes
large enough for room temperature operation. 5-nm Au
NPs were added to reduce resistance between the drain
and source electrodes, which we empirically employed.
Scanning electron microscopy (SEM) images of the
device are illustrated in Fig. 1. For clarity, edges of the
drain, source, and gate electrodes are indicated by yel-
low dashed lines. The gap size between the drain and
source electrodes is 3.1 µm. The distance from the gate
top to the drain electrode is 7.3 µm. The gate electrode
is placed asymmetrically to the drain and source elec-
trodes. In our experiments, NDR characteristics were
obtained in devices having an asymmetrically placed
gate electrode, although it was unclear if such asymme-
try was necessary for NDR.
In Fig. 1, white areas are arrays of Au NPs. It is
observed in the wide area image (Fig. 1(a)) that distri-
bution of Au NPs is not uniform. The magnified image
around the gap between the drain and source electrodes
(Fig. 1(b)) shows Au NPs of higher density, whereas
there are much less Au NPs confirmed near the drain
electrode in Fig. 1(c).
3 Results
Electrical characteristics were measured at room tem-
perature (298 K) by using a semiconductor parameter
analyzer (SPA). Figure 2 shows a schematic configura-
tion of the measurement set-up. A voltage applied to
the drain electrode VD and that applied to the source
electrode VS were the same in magnitude and opposite
in polarity.
Figure 3(a) plots currents as functions of the drain-
source voltage VDS (= VD − VS) swept from −4 to +4
V with the fixed gate voltage VG of 0.5 V. The drain
current ID, source current IS , and gate current IG are
respectively represented by blue solid, blue dotted, and
black solid curves. It can be seen that ID and IS have
the identical amplitude with opposite polarity. IG is
smaller than 0.6 nA. NDR behavior (shown by the ar-
row in Fig. 3(a)) is confirmed in the region of 1.9 V
< VDS < 2.5 V. In our experiments including other de-
vices, NDR characteristics appeared when the magni-
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Fig. 1 Scanning electron microscopy (SEM) images of the
fabricated device. (a) Wide area including three electrodes.
(b) Magnified image around the gap between the drain and
source electrodes. (c) Magnified image around the drain elec-
trode.
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Fig. 2 A model of setting up measurement using a semi-
conductor parameter analyzer (SPA). Gold nanoparticles are
presented by orange solid circles which distribute randomly
among the electrodes
tude of VDS was swept in the increasing direction. The
origin of this asymmetry is not clearly understood. Our
simulation described later did not include the asymmet-
ric position of the gate electrode.
Effects of the gate voltage on the NDR behavior are
shown in Fig. 3(b), where ID and IG for VG of 0.0 V,
0.5 V, and 1.0 V are respectively shown in solid and
dashed curves. The absolute gate currents are less than
0.8 nA. We here focus on the most noticeable NDR
appearing in region of 1.5 V < VDS < 2.5 V, although
the other NDR characteristics are also confirmed in Fig.
3(b). The height between the peak and the valley (P-V
height) of the NDR is shown by a double arrow. The
P-V height is increased when VG rises from 0.0 V to 0.5
V, whereas it is decreased when VG increases further
from 0.5 V to 1.0 V.
A controlling role of VG on the NDR behavior is ex-
plicitly demonstrated in Fig. 4. Dependence of the P-V
height on VG is plotted in Fig. 4(a), where oscillation
of the P-V height is confirmed. On the whole range of
VG, the P-V height is the highest (2.3 nA) at VG = 0.6
V and the lowest (0.29 nA) at VG = 0.0 V. NDR char-
acteristics are also demonstrated in terms of the drain
conductance, GD = dID/dVDS , in Fig. 4(b). White area
corresponds to the region in which the device does not
exhibit NDR (that is, GD > 0). Blue areas present re-
markable NDR regions of GD < −4 nS. Negative GD
plotted on the VG − VDS plane clearly shows the NDR
behaviors.
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Fig. 3 Currents are plotted with the offset values at VG =
VDS = 0.0 V substrated. (a) Drain current ID, source current
IS , and gate current IG as functions of VDS . Gate voltage
VG is 0.5 V. (b) ID and IG versus VDS at different VG values
of 0.0 V, 0.5 V, and 1.0 V. P and V respectively stand for the
peak and valley points of the negative differential resistance
(NDR)
4 Discussion
It is a straightforward hypothesis that the NDR is at-
tributed to Coulomb blockade (CB) phenomena in the
array of Au NPs. Electrical connections among three
electrodes can be understood with a percolation model
[20]. Whereas our previous samples, which were fab-
ricated using 15-nm-diameter Au NPs, exhibited non-
linear current-voltage (I − V ) characteristics only at
low temperature (77 K) [20], we employed Au NPs of
smaller sizes (diameters of 3 nm and 5 nm) in this work
and raised the operation temperature to 298 K, at least.
(We did not measure the device characteristics at tem-
peratures higher than 298 K.)
As we described in the introduction, NDR features
were investigated previously. There are two major types
of mechanisms suggested for NDR in SE devices. The
first one is a combination of an SE transistor and an
4 Tran Thi Thu Huong et al.
(b)
VG (V)
V D
S
(V
) GD (nS)
(a)
0
1
2
3
0 1 2 3 4 5
VG (V)
P-
V
 
H
ei
gh
t (
n
A
)
Fig. 4 (a) Heights (P-V height) between peak and valley
points of the NDR plotted as a function of the gate voltage
VG. (b) Drain conductance, GD = dID/dVDS , plotted on the
VDS − VG plane
SE box, where the island of the SE box is coupled to
the island of the SE transistor via a capacitor [9]. Al-
though the SE transistor itself has no NDR in its I−V
characteristics, the charge in the SE box shifts the op-
eration point, resulting in NDR. The second one is a
one-dimensional array of small tunnel junctions in a
multi-dot film [8]. When a part of the current path in
the array is in the opposite direction, and when there is
imbalance of tunnel resistances, NDR could be obtained
because of a potential barrier in the array and asym-
metric tunneling probability of electrons and holes.
Although it is difficult to determine the current paths
in our device even by using SEM images, percolative
connections of Au NPs suggest that NDR in our de-
vice could be understood using the second model. That
is, current paths and tunnel resistances in our device
are not supposed to be mono-directional nor uniform,
which possibly induces NDR characteristics. Therefore,
the situation is similar to the array model in [8]. Since
the dependence of NDR properties on the gate voltage
was not investigated in [8], we simulated it numerically.
We have simulated the circuit model shown in Fig. 5.
The model is composed of 6 dots (1, 2, ..., 6) which play
the role of islands. The positions of the dots 3 and 4 are
in the opposite direction while other dots are placed in
order. Each dot is capacitively coupled to the drain and
source terminals via Ci,j (i = 1, 2, ..., 6; j = 1, 2) whose
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Fig. 5 Simulation model comprising three electrodes (the
drain, source, and gate), 6 dots (labeled with blue numbers
from 1 to 6), 7 tunnel junctions (J1, J2, ..., J7), 10 coupling
capacitors (Ci,j ; i = 1, 2, ..., 6; j = 1, 2), and 6 gate capacitors
(CG1, CG2, ..., CG6)
values are chosen as described below. There are 7 tunnel
junctions J1, J2, ..., J7 on the path connecting between
the drain and source terminals. The gate terminal is
connected to each dot via a gate capacitance CGi with
i = 1, 2, .., 6.
As described in [8], NDR phenomena are driven
from the asymmetric distribution of the dots between
the drain and source terminals. Under some conditions,
this opposite electric field prevents electron tunneling,
resulting in the NDR. In addition, variation of the tun-
nel resistance also affects the P-V height. Although
there are several sets of parameters that reproduce NDR
characteristics, we here present one set as follows: C1,2
= C6,1 = C0; C2,1 = C5,2 = 9C0; C2,2 = C5,1 = 2C0;
C3,1 = C4,2 = 2C0; C3,2 = C4,1 = 4C0, CG1 = CG2 =
...CG6 = 0.1C0), the junction capacitance and resis-
tance for J1, J2, J3 are C0 andR0, those for J4, J5, J6, J7
are 0.5C0 and 2R0. All CGi are assumed to be identical,
which means that the gate charges are coupled equally
to all dots.
Monte-Carlo simulation was executed using SIMON
program [21] in the conditions of 298 K and no co-
tunneling. In the simulation model, the single-electron
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Fig. 6 Numerical ID − VDS curves for VG/(e/C0) = 0.0,
1.0, and 2.0 at T = 298 K. VDS/(e/C0) is swept from −1.2
to +1.2. (a) For −1.2 ≤ VDS/(e/C0) ≤ +1.2. (b) For 0 ≤
VDS/(e/C0) ≤ +1.2
charging energy of the dot 2, (EC)2 = e
2/2(CJ2 +CJ3 +
C2,1+C2,2+CG2), is the smallest among the dots. Here,
temperature T of 298 K is equivalent to 0.21(EC)2/kB ,
in which kB is the Boltzmann constant. ID−VDS char-
acteristics for VG/(e/C0) of 0.0, 1.0, and 2.0 are re-
spectively presented by short dashed, dotted, and long
dashed curves in Fig. 6. At VG/(e/C0) = 0.0, NDR
features appear symmetric for both the positive and
negative VDS , which is different from the experimental
result. For a finite VG/(e/C0), NDR features become
asymmetric and more noticeable at positive VDS . In
addition, it is confirmed that the P-V height is modu-
lated by VG.
As described above, the circuit model in Fig. 5 partly
reproduces asymmetric, gate-tuned NDR phenomena
observed in our device. Even though our model is ex-
tensively simplified in comparison with the real device,
it suggests that random arrays of Au NPs could exhibit
NDR phenomena.
5 Conclusion
In conclusion, we fabricated the SE device by using
the relatively simple method of fabrication. The device
exhibited the NDR phenomena at room temperature
(298 K). Moreover, the NDR behavior was controlled by
changing the gate voltage. The gate-tuned NDR char-
acteristics were partially reproduced by simulating a
simplified array of tunnel junctions.
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